



Sheet: pwr+interface


Sheet: misc-io

File: pwr+interface.sch







File: misc-io.sch



Unused driver pins on pin headers



REG_ENABLE: The 74LVTH541 input latches must not drive the shared BBB SYSBOOT pins on power-up.





Optimization BBB: Dez 2019)
 RN8,9 (DATIN) : 15 Ohm
 RN10 <1:6>(REGADR): 0 Ohm
 RN10 <7:8>(REGWRITE): 0 Ohm
 R6,R7 (REGWRITE TERM): none
 RN6,RN7 (DATOUT inline): 10
 RN4,RN5 /DATOUT end) -> -/-

- ×1 F1 Fiducial
- ×1 F2 Fiducial





| | | |
|-------------------------------|-------|----------|
| Sheet: / | | |
| File: unibone.sch | | |
| Title: | | |
| Size: A3 | Date: | Rev: |
| KiCad E.D.A. kicad (5.1.12)-1 | | Id: 1/11 |

UNIBUS supply to BBB

Override BBB boot config
 Default: ...11100 = MMC1,MMCO,UART0,
 ...10111 = MMCO,SPI0,UART0,USB0
 ...10011 = NAND,NANDI2C,MMCO,UART0












BBB Header:
 use 2x25 pin footprint:
 cabling 50 pins!



- Use of GPIOs:
- GPIO1_0_32 - LED0
 - GPIO1_1_33 - LED1
 - GPIO1_2_34 - LED2
 - GPIO1_3_35 - LED3
 - GPIO1_4_36 - SW0
 - GPIO1_5_37 - SW1
 - GPIO1_6_38 - SW2
 - GPIO1_7_39 - SW3
 - GPIO1_12_44 - BUTTON
 - GPIO1_13_45 - BUS_ENABLE
 - GPIO1_14_46 - REG_ENABLE

- Reserve GPIOs: J11
- GPIO1_16_48 - 1
 - GPIO1_17_49 - 2
 - GPIO1_18_50 - 3
 - GPIO1_19_51 - 4
- GPIO1_16-19 J37
- GPIO2_1_65 - 1
 - GPIO2_2_66 - 2
 - GPIO2_3_67 - 3
 - GPIO2_4_68 - 4
 - TIMER5 - 5









Panel over I2C2. Unswitched 5V, Pullups split, 2nd half on end of daisy chain.

LTC_OUT by REG or timer5 toggle
LTC_IN one TTL load switchable

| | |
|---------------------------------------|----------|
| Sheet: /misc-io/ File: misc-io.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | Rev: |
| | Id: 3/11 |



WRITE: outputs latch on L->H




Sheet: /DS8641-ADR815/
File: DS8641.sch


Title:

Size: A4 Date:
KiCad E.D.A. kicad (5.1.12)-1


Rev:
Id: 4/11




WRITE: outputs latch on L->H




| | |
|-------------------------------|---------------|
| Sheet: /DS8641-ADR167+MSYN/ | |
| File: DS8641.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | Rev: Id: 5/11 |




WRITE: outputs latch on L->H




| | |
|-------------------------------|-------|
| Sheet: /DS8641-ARB/ | |
| File: DS8641.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | |
| Rev: | |
| Id: 6/11 | |




WRITE: outputs latch on L->H



| | |
|-------------------------------|---------------|
| Sheet: /DS8641-SSYN+MISC/ | |
| File: DS8641.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | Rev: Id: 7/11 |



WRITE: outputs latch on L->H




Sheet: /DS8641-ADR07/
File: DS8641.sch


Title:

Size: A4 Date:
KiCad E.D.A. kicad (5.1.12)-1


Rev:
Id: 8/11




WRITE: outputs latch on L->H



| | |
|-------------------------------|-----------|
| Sheet: /DS8641-DAT07/ | |
| File: DS8641.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | Rev: 9/11 |






WRITE: outputs latch on L->H



| | |
|-------------------------------|-----------|
| Sheet: /DS8641-DAT815/ | |
| File: DS8641.sch | |
| Title: | |
| Size: A4 | Date: |
| KiCad E.D.A. kicad (5.1.12)-1 | Rev: |
| | Id: 10/11 |

SPC signals separated into IN and OUT wires.
TTL levels.

Extra 244 nicht nötig?
GRANT-IN-Signale nur 1 LOAD, std TTL?



Sheet: /TTL_IN_OUT/
File: TTL_IN_OUT.sch

Title:

Size: A4 Date:
KiCad E.D.A. kicad (5.1.12)-1

Rev:
Id: 11/11